IN THE CLAIMS

Please amend claims 1, 3, 4, 9, 17, 18, 20, 25, 32, 33, 35, 37, 41, 42, 45, and 48 as follows:

- Jonet auter 1/27/05 (CURRENTLY AMENDED) An adder for adding a signal at a first input (A) and a 1. second input (B) to produce an adder output (S), comprising:
 - a bypass input (bypass); and
 - a logic circuit, communicatively coupled to the bypass input (bypass), the first input (A), and the second input (B), the logic circuit configured to hold at least one of a value of the first input (A) and a value of the second input (B) according to the bypass input (bypass).
 - 2. (ORIGINAL) The adder of claim 1, wherein the logic circuit further generates the adder output (S) without computing a new adder output according to the bypass input (bypass).
 - 3. (CURRENTLY AMENDED) The adder of claim 1, further comprising: a carry input (C) and a carry output (CARRY); and wherein the logic circuit further holds a value of the carry input (C) according to the bypass input (bypass).
 - 4. (CURRENTLY AMENDED) The adder of claim 1, wherein the logic circuit further generates the a carry output (CARRY) without computing a new adder output according to the bypass signal (bypas).
 - (ORIGINAL) The adder of claim 1, wherein the logic circuit comprises 2 5. transmission gate adder.